**IN THE CLAIMS**:

Claim 1. (Original) A data input/output (I/O) system connected to an address

bus and a data bus, comprising:

a first register that stores data from the data bus in response to an access signal

supplied from the address bus; and

a memory that receives the data stored in the first register and inputs and outputs

data from and to the data bus using the data as an address signal.

Claim 2. (Original) The data I/O system of claim 1, further comprising an

address generation circuit that generates an address signal accessible by the memory

and supplies the address signal to one of the memory and the first register.

Claim 3. (Original) The data I/O system of claim 2, further comprising a second

register connected between the memory and the data bus for storing data from one of

the data bus and the memory in response to the access signal.

Claim 4. (Original) The data I/O system of claim 3, further comprising a digital-

to-analog (D/A) converter that receives data from the second register and converts the

data to an analog signal.

Claim 5. (Currently Amended) The data I/O system of claim 4, wherein the

address generation circuit generates a circulating address signal, and the D/A converter

Masahiro TANAKA

Serial No.: 09/664,542

Docket No.: 108075-00017

2.3

generates the <u>an</u> analog signal having a periodic waveform by repetitively receiving data from the second register.

Claim 6. (**Original**) The data I/O system of claim 2, wherein the address generation circuit includes:

a counter that counts clock signal pulses and generates the address signal, which corresponds to the count value;

a control register that stores an end address of the data stored in the memory; and

a comparator connected to the counter and the control register to compare the end address and the address signal and supply a signal for resetting the count value of the counter when the end address and the address signal match.

Claim 7. (**Original**) The data I/O system of claim 6, wherein the counter is an upand-down counter that performs one of an incremental count operation and a decremental count operation in response to a switching signal, and the up-and-down counter resets the count value in response to a clear signal in the incremental count operation and sets the end address to the initial value in the decremental count operation when the count value has underflowed.

Claim 8. (**Original**) The data I/O system of claim 1, further comprising:

a decoder connected to the address bus to generate a control signal in response to the access signal; and

Masahiro TANAKA

Serial No.: 09/664,542 Docket No.: 108075-00017 a switch circuit connected between the memory and the data bus and being conductive in response to the control signal.

Claim 9. (Currently Amended) A data I/O system, comprising:

an analog-to-digital (A/D) converter that converts an analog signal to a digital signal;

a memory connected to the A/D converter that stores the digital signal;

a first register connected to the memory that stores an address signal; and

an address generation circuit connected to the first register that and including a

control register that receives control data from a processing unit, wherein the address

generation circuit generates the address signal and supplies the address signal to the

first register.

Claim 10. (Original) A data I/O system, comprising:

a first function block including,

a first register that stores a first address signal,

a first memory that receives the first address signal stored in the first register and

inputs and outputs data in accordance with the first address signal,

a first address generation circuit that generates the first address signal

successively and supplies the first address signal to the first register, and

a digital-to-analog (D/A) converter that receives data from the first memory and

converts the data to an analog signal;

a second function block connected to the first function block, including,

Masahiro TANAKA

Serial No.: 09/664,542

Docket No.: 108075-00017

an analog-to-digital (A/D) converter that converts the analog signal to a digital signal,

a second memory that stores the digital signal,

a second register connected to the second memory that stores a second address signal, and

a second address generation circuit connected to the second register that generates the second address signal successively and supplies the second address signal to the second register; and

a processor that receives the digital signal from the second memory, corrects the data stored in the first memory, and supplies the corrected data to the first memory.

Claim 11. (**Original**) A method for inputting and outputting data, comprising the steps of:

storing an address signal from an address bus in a register;

writing data to a storage device in accordance with the address signal stored in the register;

storing a circulating address signal in the register; and

reading data from the storage device in accordance with the circulating address signal stored in the register.

Claim 12 (**New**) A data input/output (I/O) system connected to an address bus and a data bus, comprising:

Masahiro TANAKA

Serial No.: 09/664,542 Docket No.: 108075-00017

5

a first register that stores data from the data bus in response to an access signal supplied from the address bus; and

a memory that receives the data stored in the first register and inputs and outputs memory data from and to the data bus using the data as an address signal.

Claim 13 (New) A microprocessor comprising:

a central processing unit (CPU) connected to an address bus and a data bus;

a first register that stores data from the data bus in response to an access signal supplied from the address bus; and

a memory that receives the data from the first register as an address signal to access memory cells therein and inputs and outputs memory data from and to the data bus.

Claim 14 (New) A microprocessor connected to a memory comprising:

a central processing unit (CPU) connected to an address bus and a data bus that generates control data;

an address generation circuit that generates a sequence of addresses in response to the control data from the CPU; and

a memory control circuit that accesses the memory in accordance with the sequence of addresses from the address generation circuit, wherein the control data indicates start and stop of the address generation circuit.

Serial No.: 09/664,542

Docket No.: 108075-00017